Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory interface design having controllable internal and external interfaces for bypassing defective memory

Memory interface design having controllable internal and external interfaces for bypassing defective memory

US Patent 9946658 · Granted Apr 17, 2018

Estimated economic value: $309,594,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementing trusted executing environments across multiple processor devices2025
Secure execution for multiple processor devices using trusted executing environm2024
Storing secure state information in translation lookaside buffer cache lines2019
Hierarchical flush barrier mechanism with deadlock avoidance2010
Determining memory flush states for selective heterogeneous memory flushes2009
Exception handling for SIMD floating point-instructions using a floating point s2004
Quotient digit selection logic for floating point division/square root2003
Merging single precision floating point operands2002
Quotient digit selection logic for floating point division/square root1999
SIMD TCP/UDP checksumming in a CPU1999
Three overlapped stages of radix-2 square root/division with speculative executi1999
Auxiliary register file accessing technique1998