Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Merging single precision floating point operands

Merging single precision floating point operands

US Patent 6463525 · Granted Oct 8, 2002

Estimated economic value: $11,018,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory interface design having controllable internal and external interfaces for2018
Exception handling for SIMD floating point-instructions using a floating point s2004
Quotient digit selection logic for floating point division/square root2003
Quotient digit selection logic for floating point division/square root1999
SIMD TCP/UDP checksumming in a CPU1999
Three overlapped stages of radix-2 square root/division with speculative executi1999
Auxiliary register file accessing technique1998
Correct and efficient sticky bit calculation for exact floating point divide/squ1998
Three overlapped stages of radix-2 square root/division with speculative executi1997