Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure for reducing power consumption for memory device

Structure for reducing power consumption for memory device

US Patent 9946589 · Granted Apr 17, 2018

Estimated economic value: $1,989,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-core invalidation snapshot management2025
Quality-of-service-based fabric power management2025
Cache governance in a computing environment with multiple processors2025
Coherence directory way tracking in coherent agents2025
Controlling storage accesses for merge operations2025
Circuitry and methods for power efficient generation of length markers for a var2025
Toggle-based power management2025
Methods, systems, and apparatuses for scalable port-binding for asymmetric execu2025
Translation support for a virtual cache2024
Load reissuing using an alternate issue queue2024
Decentralized hot cache line tracking fairness mechanism2024
Decentralized hot cache line tracking fairness mechanism2024