Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hybrid LPDDR4-DRAM with cached NVM and flash-nand in multi-chip packages for mobile devices

Hybrid LPDDR4-DRAM with cached NVM and flash-nand in multi-chip packages for mobile devices

US Patent 9940980 · Granted Apr 10, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Post gate dielectric processing for semiconductor device fabrication2025
Semiconductor device and method2025
Semiconductor device and method2025
Flexible merge scheme for source/drain epitaxy regions2025
Method for forming a 3-D semiconductor memory structure comprising horizontal an2025
Semiconductor device with phosphorus-doped epitaxial features2025
Three-dimensional stackable ferroelectric random access memory devices and metho2025
Memory device, semiconductor device and manufacturing method of the memory devic2025
Dielectric inner spacers in multi-gate field-effect transistors2025
Memory cell having source or drain electrode with kink portion, memory array and2025
Three-dimensional memory device with word lines extending through sub-arrays, se2025
Self-aligned contact air gap formation2025