Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit design verification in a hardware accelerated simulation environment using breakpoints

Circuit design verification in a hardware accelerated simulation environment using breakpoints

US Patent 9939487 · Granted Apr 10, 2018

Estimated economic value: $2,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked patch antenna device2025
Systems and methods for receiving data transmitted using non-uniform QAM 256 con2025
Hardware-based implementation of secure hash algorithms2025
Hardware-based message block padding for hash algorithms2025
Systems and methods for receiving data transmitted using non-uniform QAM 256 con2025
Systems and methods for dynamic control of a secure mode of operation in a proce2025
Providing deterministic frequency and voltage enhancements for a processor2025
Systems and methods for increasing output current quality, output power, and rel2024
Comparing hash values computed at function entry and exit for increased security2024
Secure memory isolation for secure endpoints2024
Methods and apparatuses for signaling with geometric constellations in a Rayleig2024
Methods of receiving data transmitted using non-uniform multidimensional constel2024