Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip-scale electronic package structure with conductive connective element having increased surface area and laterally spaced connection points for improved connectivity

Chip-scale electronic package structure with conductive connective element having increased surface area and laterally spaced connection points for improved connectivity

US Patent 9929075 · Granted Mar 27, 2018

Estimated economic value: $8,905,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices and methods of manufacturing semiconductor devices2025
Semiconductor devices and methods of manufacturing semiconductor devices2025
Electronic package structure with reduced vertical stress regions2024
Electronic package structure with reduced vertical stress regions2024
Electronic package structure with reduced vertical stress regions2024
Electronic package structure with reduced vertical stress regions2024
Semiconductor package having routable encapsulated conductive substrate and meth2024
Packaged electronic device having integrated antenna and locking structure2024
Semiconductor devices and methods of manufacturing semiconductor devices2024
Method of forming a molded substrate electronic package and structure2024
Land structure for semiconductor package and method therefor2024
Semiconductor devices and methods of manufacturing semiconductor devices2024