Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing the load on the bitlines of a ROM bitcell array

Reducing the load on the bitlines of a ROM bitcell array

US Patent 9898568 · Granted Feb 20, 2018

Estimated economic value: $9,359,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Image database establishing method, searching method, electronic device, and sto2025
Omni-channel multi-level demand prioritization and allocation2025
Intelligently managing invoice processing using blockchain and mixed reality app2025
Systems and methods for a compressed bitcell read-only memory2025
Presentation of direct accessed storage under a logical drive model2024
State machine operation for non-disruptive update of a data management system2024
Software development environment2024
Preform design for lightweight container2024
Adjustment of operating parameters of arranged software assets2024
Systems and methods for universal artificial intelligence integration services2024
Predictive stop-start control using state of function during gliding2023
Vehicle damage estimation2023