Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device having coplanar digit line contacts and storage node contacts in memory array and method for fabricating the same

Semiconductor memory device having coplanar digit line contacts and storage node contacts in memory array and method for fabricating the same

US Patent 9881924 · Granted Jan 30, 2018

Estimated economic value: $17,758,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microelectronic devices, and related memory devices and electronic systems2025
Conductive structure and capacitor structure and method for manufacturing the sa2025
Charge storage apparatus and methods2025
Stack of horizontally extending and vertically overlapping features, methods of 2025
Array of vertical transistors and method used in forming an array of vertical tr2025
Methods of utilizing etch-stop material during fabrication of capacitors, integr2025
String driver assemblies including two-dimensional materials, and related memory2025
Electronic devices comprising multilevel bitlines, and related methods and syste2025
Integrated assemblies having transistor body regions coupled to carrier-sink-str2025
Three dimensional memory and methods of forming the same2025
Driver placement in memories having stacked memory arrays2025
Microelectronic devices with active source/drain contacts in trench in symmetric2024