Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Suppression of program disturb with bit line and select gate voltage regulation

Suppression of program disturb with bit line and select gate voltage regulation

US Patent 9881683 · Granted Jan 30, 2018

Estimated economic value: $20,359,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated maternal and prenatal health diagnostics from ultrasound blind sweep v2025
Dynamic sensing levels for nonvolatile memory devices2025
Memory location mapping and unmapping2025
Voltage management for improved tRP timing for FeRAM devices2025
Methods of equalizing gate heights in embedded non-volatile memory on HKMG techn2025
Data path circuit and method2024
Continuous monotonic counter for memory devices2024
Continuous monotonic counter for memory devices2024
Analog signals monitoring for functional safety2024
Method of forming high-voltage transistor with thin gate poly2024
Method of forming high-voltage transistor with thin gate poly2024
Dynamic sensing levels for nonvolatile memory devices2024