Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Allocation of load instruction(s) to a queue buffer in a processor system based on prediction of an instruction pipeline hazard

Allocation of load instruction(s) to a queue buffer in a processor system based on prediction of an instruction pipeline hazard

US Patent 9880849 · Granted Jan 30, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct memory access architecture with multi-level multi-striding2025
Transposing at-speed in a vector-matrix accelerator2024
Direct memory access architecture with multi-level multi-striding2023
Dryness layer laminate for absorbent articles2023
Implementation of load acquire/store release instructions using load/store opera2022
Direct memory access architecture with multi-level multi-striding2022
Hazard prediction for a group of memory access instructions using a buffer assoc2021
Hazard prediction for a group of memory access instructions using a buffer assoc2021
Clock control based on voltage associated with a microprocessor2019
Multi-level store merging in a cache and memory hierarchy2016
Threshold controlled limited out of order load execution2015
Outstanding load miss buffer with shared entries2014