Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for power reduction in a multi-threaded mode

Method and apparatus for power reduction in a multi-threaded mode

US Patent 9864700 · Granted Jan 9, 2018

Estimated economic value: $8,421,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor with multiple fetch and decode pipelines2024
Processor with multiple op cache pipelines2024
Hardware-based pre-page walk virtual address transformation independent of page 2021
Hardware-based pre-page walk virtual address transformation where the virtual ad2019
Method and apparatus for power reduction in a multi-threaded mode2018
Updating least-recently-used data for greater persistence of higher generality c2018
Radix table translation of memory2017
Radix table translation of memory2017
Page table entry consolidation2017
Page table entry consolidation2017
Separate memory address translations for instruction fetches and data accesses2017
Separate memory address translations for instruction fetches and data accesses2017