Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Standard cell architecture for reduced parasitic resistance and improved datapath speed

Standard cell architecture for reduced parasitic resistance and improved datapath speed

US Patent 9859891 · Granted Jan 2, 2018

Estimated economic value: $10,891,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock gating circuit and method of operating the same2024
Low hold multi-bit flip-flop2024
Clock gating circuit and method of operating the same2024
Low hold multi-bit flip-flop2023
Clock gating circuit and method of operating the same2023
Layout construction for addressing electromigration2022
Layout construction for addressing electromigration2022
Layout construction for addressing electromigration2020
Layout construction for addressing electromigration2020
Apparatus and method of clock shaping for memory2019
Power chain with delay adaptive switches2019
Apparatus and method of clock shaping for memory2018