{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Bi-axial tensile strained GE channel for CMOS", "item": "https://www.patentleaderboard.com/patent/9859278"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bi-axial tensile strained GE channel for CMOS

Bi-axial tensile strained GE channel for CMOS

US Patent 9859278 · Granted Jan 2, 2018

Estimated economic value: $11,729,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Trench-based quantum dot devices with conductive liners2025
Integrating embedded memory with logic interconnects2025
Method of forming capacitors through wafer bonding2025
Staircase-based metal-insulator-metal (MIM) capacitors2025
Smooth titanium nitride layers and methods of forming the same2025
Method of integrating a capacitor including a non-linear polar material with a t2025
Gate coupled non-linear polar material based capacitors for memory and logic2025
Compositional engineering of Schottky diode2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Method of fabricating memory devices using pocket integration2025
Co-integration of high voltage (HV) and low voltage (LV) transistor structures, 2025