{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Delta sigma modulator with dynamic error cancellation", "item": "https://www.patentleaderboard.com/patent/9853657"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delta sigma modulator with dynamic error cancellation

Delta sigma modulator with dynamic error cancellation

US Patent 9853657 · Granted Dec 26, 2017

Estimated economic value: $16,353,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tuning of data interface timing between clock domains2025
Quantization extraction for phase-locked loop oscillators2025
Balun with improved common mode rejection ratio2025
Charge pump spur correction2025
Lookup table for non-linear systems2025
Lookup table for non-linear systems2025
Multi-bit voltage-to-delay conversion in data converter circuitry2025
Differential voltage-to-delay converter with improved CMRR2024
Calibration scheme for a non-linear ADC2024
Current-based track and hold circuit2024
Balun with improved common mode rejection ratio2024
Calibration scheme for filling lookup table in an ADC2024