Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tuning of data interface timing between clock domains

Tuning of data interface timing between clock domains

US Patent 12445119 · Granted Oct 14, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lookup table for non-linear systems2025
Differential voltage-to-delay converter with improved CMRR2024
Calibration scheme for a non-linear ADC2024
Calibration scheme for filling lookup table in an ADC2024
Reliability handling for wireless transceivers2023
Clock filter with negative resistor circuit2022
Gain mismatch correction for voltage-to-delay preamplifier array2022
Delay folding system and method2022
Zero IF transmitter with decoupling between mixer and programmable gain stage2022
Lookup-table-based analog-to-digital converter2022
Piecewise calibration for highly non-linear multi-stage analog-to-digital conver2022
Sampling network with dynamic voltage detector for delay output2022