{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for reducing data program completion overhead in NAND flash", "item": "https://www.patentleaderboard.com/patent/9852065"}]}

Home › Method and apparatus for reducing data program completion overhead in NAND flash

Method and apparatus for reducing data program completion overhead in NAND flash

US Patent 9852065 · Granted Dec 26, 2017

Estimated economic value: $14,594,000 ⓘ

Assignee

Intel

Inventors

Shantanu R. Rajwade (35 patents)
Andrea D'Alessandro (30 patents)
Pranav Kalavade (93 patents)
Violante Moschiano (183 patents)

View full patent text on Google Patents →