{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory cell, an array of memory cells individually comprising a capacitor and a transistor with the array comprising rows of access lines and columns of digit lines, a 2T-1C memory cell, and methods of forming an array of capacitors and access transistors there-above", "item": "https://www.patentleaderboard.com/patent/9842839"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell, an array of memory cells individually comprising a capacitor and a transistor with the array comprising rows of access lines and columns of digit lines, a 2T-1C memory cell, and methods of forming an array of capacitors and access transistors there-above

Memory cell, an array of memory cells individually comprising a capacitor and a transistor with the array comprising rows of access lines and columns of digit lines, a 2T-1C memory cell, and methods of forming an array of capacitors and access transistors there-above

US Patent 9842839 · Granted Dec 12, 2017

Estimated economic value: $37,354,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device having tiers of 2-transistor memory cells2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025
Memory device having shared read/write data line for 2-transistor vertical memor2025
Memory device having 2-transistor vertical memory cell and shared channel region2025
Array of vertical transistors and method used in forming an array of vertical tr2025
Epitaxial single crystalline silicon growth for memory arrays2025
Differential storage in memory arrays2025
Transistors and memory arrays2025
Transistors and memory arrays2025
Epitaxial single crystalline silicon growth for a horizontal access device2025
Memory device having 2-transistor memory cell and access line plate2025
Apparatus and method including memory device having 2-transistor vertical memory2025