Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-chip traffic prioritization in memory

On-chip traffic prioritization in memory

US Patent 9841926 · Granted Dec 12, 2017

Estimated economic value: $7,756,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Executing a composite scalar-vector VLIW instruction having a repeat field2024
Executing a composite scalar-vector VLIW instruction having a repeat field2024
Executing a composite scalar-vector VLIW instruction having a repeat field2024
Executing a composite scalar-vector VLIW instruction having a repeat field2024
Multichannel memory to augment local memory2024
Current consumption controller2024
Memory and logic chip stack with a translator chip2023
Enhanced low precision binary floating-point formatting2023
Sparse systolic array design2023
Reusing an operand received from a first-in-first-out (FIFO) buffer according to2023
Streamlining data processing optimizations for machine learning workloads2023
MRAM structure with ternary weight storage2023