Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Per thread cacheline allocation mechanism in shared partitioned caches in multi-threaded processors

Per thread cacheline allocation mechanism in shared partitioned caches in multi-threaded processors

US Patent 9824013 · Granted Nov 21, 2017

Estimated economic value: $12,071,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sharing loop cache instances among multiple threads in processor devices2025
Memory transaction management2024
Load-store unit dual tags and replays2024
System and method of VLIW instruction processing using reduced-width VLIW proces2023
System and method of VLIW instruction processing using reduced-width VLIW proces2023
Techniques for instruction perturbation for improved device security2023
Dynamic load balancing of hardware threads in clustered processor cores using sh2021
Methods and apparatus for storage and translation of entropy encoded software em2020
System and method of VLIW instruction processing using reduced-width VLIW proces2020
System and method of VLIW instruction processing using reduced-width VLIW proces2020
System and method for online functional testing for error-correcting code functi2020
Mixed-width SIMD operations using even/odd register pairs for wide data elements2019