Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Resistive three-dimensional memory device with heterostructure semiconductor local bit line and method of making thereof

Resistive three-dimensional memory device with heterostructure semiconductor local bit line and method of making thereof

US Patent 9818801 · Granted Nov 14, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Current source for read of programmable resistance memory cells2025
Three-dimensional memory device including laterally separated source lines and m2025
Memory device including composite metal oxide semiconductor channels and methods2025
Memory device including composite metal oxide semiconductor channels and methods2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Bonded assembly including interconnect-level bonding pads and methods of forming2025
Bonded assembly including interconnect-level bonding pads and methods of forming2025
Three-dimensional nor array and method of making the same2025
Three-dimensional nor array and method of making the same2025
Three-dimensional nor array and method of making the same2025
Three-dimensional nor array and method of making the same2025
Three dimensional memory device containing resonant tunneling barrier and high m2025