Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for controlling host memory access with memory devices and systems

Methods for controlling host memory access with memory devices and systems

US Patent 9811258 · Granted Nov 7, 2017

Estimated economic value: $52,193,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trim setting determination on a memory device2025
Buffer allocation for reducing block transit penalty2025
Multiple-pass programming of memory cells using temporary parity generation2025
Using a common pool of blocks for user data and a system data structure2025
Voltage bin calibration based on a voltage distribution reference voltage2025
Command queuing2025
Command queuing2025
Trim setting determination for a memory device2025
Block family-based error avoidance for memory devices2025
Managing error-handling flows in memory devices2025
Memory device with dynamic cache management2025
Layout for dual in-line memory to support 128-byte cache line processor2025