{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of manufacturing an ultra low dielectric layer", "item": "https://www.patentleaderboard.com/patent/9773698"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing an ultra low dielectric layer

Method of manufacturing an ultra low dielectric layer

US Patent 9773698 · Granted Sep 26, 2017

Estimated economic value: $3,108,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microfluidic chips with one or more vias filled with sacrificial plugs2025
Suppression of void-formation of PCM materials2025
In-situ low temperature dielectric deposition and selective trim of phase change2025
System, method and apparatus for sensor insertion2025
Redundant bottom pad and sacrificial via contact for process induced RRAM formin2025
Process-induced forming of oxide RRAM2025
Phase-change memory cell with mixed-material switchable region2025
Method for producing flexible tooling for casting a ceramic core2025
Applying inert ion beam etching for improving a profile and repairing sidewall d2025
Rehealable and reworkable polymer for electronic packaging2025
Method and apparatus for insertion of a sensor2025
Stacked access device and resistive memory2025