Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3D chip testing through micro-C4 interface

3D chip testing through micro-C4 interface

US Patent 9726691 · Granted Aug 8, 2017

Estimated economic value: $2,569,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically partition data2025
Device package substrate structure and method therefor2025
Device package substrate structure and method therefor2023
Hierarchical aggregation and disaggreation of time series data forecasts2023
3D chip testing through micro-C4 interface2021
3D chip testing through micro-C4 interface2021
3D chip testing through micro-C4 interface2021
3D chip testing through micro-C4 interface2021
Guided cable management2020
Guided cable management2020
Electronic module power supply2020
Substrate dielectric crack prevention using interleaved metal plane2020