Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Buffering systems for accessing multiple layers of memory in integrated circuits

Buffering systems for accessing multiple layers of memory in integrated circuits

US Patent 9715910 · Granted Jul 25, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High capacity memory circuit with low effective latency2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Quasi-volatile memory device with a back-channel usage2025
Memory centric computational memory system2025
Quasi-volatile system-level memory2024
High capacity memory circuit with low effective latency2024
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2024
Quasi-volatile memory device with a back-channel usage2024
Memory device including modular memory units and modular circuit units for concu2024
Memory centric system incorporating computational memory2023
High capacity memory circuit with low effective latency2023
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2023