{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory transaction having implicit ordering effects", "item": "https://www.patentleaderboard.com/patent/9696927"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory transaction having implicit ordering effects

Memory transaction having implicit ordering effects

US Patent 9696927 · Granted Jul 4, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing a programmable cache control mapping table in a system level cache2025
Managing a system level cache2025
Reformatting matrices to improve computing efficiency2025
Reformatting matrices to improve computing efficiency2025
Hardware-based implementation of secure hash algorithms2025
Logical clock connection in an integrated circuit design2025
Comparing hash values computed at function entry and exit for increased security2024
Centralized distribution of multicast requests in a data processing system2024
Memory migration within a multi-host data processing environment2024
Encrypted data processing design including cleartext register files2024
Encrypted data processing design including cleartext register files2024
Selective distribution of translation entry invalidation requests in a multithre2024