Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Assigning nets to wiring planes using zero wire load and signal propagation timing for chip design

Assigning nets to wiring planes using zero wire load and signal propagation timing for chip design

US Patent 9684756 · Granted Jun 20, 2017

Estimated economic value: $2,315,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Approach to child block pinning2025
Even apportionment based on positive timing slack threshold2023
Hierarchical large block synthesis (HLBS) filling2023
Determining a blended timing constraint that satisfies multiple timing constrain2023
Enclosure-to-board interface with tamper-detect circuit(s)2021
Clock gating latch placement2021
Metal fill shape removal from selected nets2021
Cross-hierarchical block pin placement2021
Wire orientation-based latch shuddling2021
Local clock buffer controller placement and connectivity2020
Placement and timing aware wire tagging2020
Enclosure-to-board interface with tamper-detect circuit(s)2020