Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for increasing instruction issue rate and reducing latency in an out-of order processor

Techniques for increasing instruction issue rate and reducing latency in an out-of order processor

US Patent 9658853 · Granted May 23, 2017

Estimated economic value: $8,404,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

True complement dynamic circuit and method for combining binary data2024
Erasing a partition of an SRAM array with hardware support2023
Qubit tuning by magnetic fields in superconductors2022
Digital logic circuit for deterring race violations at an array test control bou2021
RAM memory with pre-charging circuitry coupled to global bit-lines and method fo2021
Integrated circuit design changes using through-silicon vias2021
Global bit line latch performance and power optimization2020
Testing content addressable memory and random access memory2020
Digital logic circuit for deterring race violations at an array test control bou2020
Layout of large block synthesis blocks in integrated circuits2020
Layout of large block synthesis blocks in integrated circuits2019
Layout of large block synthesis blocks in integrated circuits2019