Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Global bit line latch performance and power optimization

Global bit line latch performance and power optimization

US Patent 10832763 · Granted Nov 10, 2020

Estimated economic value: $848,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

True complement dynamic circuit and method for combining binary data2024
Single ended current mode sense amplifier with feedback inverter2023
Erasing a partition of an SRAM array with hardware support2023
Erasing a partition of an SRAM array with hardware support2023
Single ended bitline current sense amplifiers2022
Qubit tuning by magnetic fields in superconductors2022
Semiconductor circuit including an initialization circuit for initializing memor2022
Digital logic circuit for deterring race violations at an array test control bou2021
Analysis and modification of circuit designs2021
Analysis and modification of circuit designs2021
RAM memory with pre-charging circuitry coupled to global bit-lines and method fo2021
RAM memory with pre-charging circuitry coupled to global bit-lines and method fo2021