Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing logic synthesis

Method and apparatus for performing logic synthesis

US Patent 9652572 · Granted May 16, 2017

Estimated economic value: $8,852,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit and method for timestamp filtering with RLS filter2025
Circuit and method for timestamp jitter reduction2025
Method and apparatus for passing clock signals between time domains2025
Circuit and method for timestamp filtering with input/output format conversion2025
Extendable hardware queue structure and method of operation thereof2021
Method and apparatus for at-speed scan shift frequency test optimization2020
Method and apparatus for at-speed scan shift frequency test optimization2020
Scalable-entry FIFO memory device2019
Method and apparatus for validating a test pattern2018
Method and apparatus for adaptive graphics compression and display buffer switch2018
Method and apparatus for calculating delay timing values for an integrated circu2018
Method and apparatus for calculating delay timing values for an integrated circu2018