Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Full address coverage during memory array built-in self test with minimum transitions

Full address coverage during memory array built-in self test with minimum transitions

US Patent 9651617 · Granted May 16, 2017

Estimated economic value: $8,852,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory reads of weight values2020
Full address coverage during memory array built-in self-test with minimum transi2018
Full address coverage during memory array built-in self-test with minimum transi2018
Capacitive sensing and reference voltage scheme for random access memory2017
Non-volatile random access memory (NVRAM)2017
Non-volatile memory (NVM) with endurance control2016
Decoder2016
Non-volatile random access memory (NVRAM)2016
Flash memory express erase and program2015
Latching level shifter and method of operation2015
Non-volatile memory (NVM) with word line driver/decoder using a charge pump volt2014
Memory device and method using encode values for access error condition detectio2014