Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Full address coverage during memory array built-in self-test with minimum transitions

Full address coverage during memory array built-in self-test with minimum transitions

US Patent 10007588 · Granted Jun 26, 2018

Estimated economic value: $16,644,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Partitioned non-volatile memory (NVM) having a normal read bus and a verify read2025
Testing disruptive memories2024
Column repair in a memory system using a repair cache2024
Memory reads of weight values2020
Dynamic compression in an electrically erasable programmble read only memory (EE2020
Memory sector retirement in a non-volatile memory2018
Key storage and revocation in a secure memory system2017
Capacitive sensing and reference voltage scheme for random access memory2017
Full address coverage during memory array built-in self test with minimum transi2017
Full address coverage during memory array built-in self test with minimum transi2017
Non-volatile random access memory (NVRAM)2017
Non-volatile memory (NVM) with endurance control2016