{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Heat dissipation approach in chip on board assembly by using stacked copper microvias", "item": "https://www.patentleaderboard.com/patent/9641254"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Heat dissipation approach in chip on board assembly by using stacked copper microvias

Heat dissipation approach in chip on board assembly by using stacked copper microvias

US Patent 9641254 · Granted May 2, 2017

Estimated economic value: $16,945,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems for high-speed computing using an optical interchange2025
ASIC package with photonics and vertical power delivery2025
System, apparatus, and architecture for migrating an optical communication netwo2025
Structure for optimal XPU socket compression2025
Structure for optimal XPU socket compression2025
Polarization-folding coherent optical technology for short reach optical communi2025
Methods and heat distribution devices for thermal management of chip assemblies2025
Substrate coupled grating couplers in photonic integrated circuits2024
Fixture and method for attaching fibers to V-grooves of photonic integrated circ2024
Methods and heat distribution devices for thermal management of chip assemblies2024
ASIC package with photonics and vertical power delivery2024
Reduce link repair rate with added redundancy in parallel optical links2024