Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Conformal buffer layer in source and drain regions of fin-type transistors

Conformal buffer layer in source and drain regions of fin-type transistors

US Patent 9634084 · Granted Apr 25, 2017

Estimated economic value: $7,864,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-situ low temperature dielectric deposition and selective trim of phase change2025
Multi-kernel configuration for convolutional neural networks2023
Resistive processing unit cell having multiple weight update and read circuits f2022
Aggregate adjustments in a cross bar neural network2022
Semiconductor manufactured nano-structures for microbe or virus trapping or dest2021
FinFET with dielectric isolation after gate module for improved source and drain2021
FinFET with dielectric isolation after gate module for improved source and drain2021
Semiconductor manufactured nano-structures for microbe or virus trapping or dest2021
Additional spacer for self-aligned contact for only high voltage FinFETs2021
Embedded source/drain structure for tall FinFet and method of formation2021
Anti-fuse with reduced programming voltage2021
Metal trench capacitor and improved isolation and methods of manufacture2020