Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Apparatus for a monotonic delay line, method for fast locking of a digital DLL with clock stop/start tolerance, apparatus and method for robust clock edge placement, and apparatus and method for clock offset tuning

US Patent 9628092 · Granted Apr 18, 2017

Estimated economic value: $8,310,000

Assignee

Inventors

View full patent text on Google Patents →