Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Apparatus for a monotonic delay line, method for fast locking of a digital DLL with clock stop/start tolerance, apparatus and method for robust clock edge placement, and apparatus and method for clock offset tuning

US Patent 9178502 · Granted Nov 3, 2015

Estimated economic value: $14,434,000

Assignee

Inventors

View full patent text on Google Patents →