Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parasitic channel mitigation in III-nitride material semiconductor structures

Parasitic channel mitigation in III-nitride material semiconductor structures

US Patent 9627473 · Granted Apr 18, 2017

Estimated economic value: $26,551,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Parasitic channel mitigation in semiconductor structures2025
Extrinsic field termination structures for improving reliability of high-voltage2025
Extrinsic field termination structures for improving reliability of high-voltage2024
Parasitic channel mitigation using silicon carbide diffusion barrier regions2023
Barrier for preventing eutectic break-through in through-substrate vias2023
Parasitic channel mitigation using silicon carbide diffusion barrier regions2022
Device isolation design rules for HAST improvement2021
Device isolation design rules for HAST improvement2021
FET operational temperature determination by field plate resistance thermometry2020
FET operational temperature determination by gate structure resistance thermomet2020
III-nitride semiconductor structures comprising low atomic mass species2019
III-nitride semiconductor structures comprising low atomic mass species2019