Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit chip design methods and systems using process window-aware timing analysis

Integrated circuit chip design methods and systems using process window-aware timing analysis

US Patent 9619609 · Granted Apr 11, 2017

Estimated economic value: $14,156,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lateral escape using triangular structure of transceivers2024
Determining a blended timing constraint that satisfies multiple timing constrain2023
Partitioned substrates with interconnect bridge2022
Method of parameter creation2021
Method of parameter creation2021
Hermetic barrier for semiconductor device2021
Efficient projection based adjustment evaluation in static timing analysis of in2021
Partial parameters and projection thereof included within statistical timing ana2021
Partial parameters and projection thereof included within statistical timing ana2021
Product performance test binning2020
Product performance test binning2020
Variable accuracy incremental timing analysis2020