Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods of vector-DMA cache-XOR for MPCC erasure coding

Systems and methods of vector-DMA cache-XOR for MPCC erasure coding

US Patent 9571125 · Granted Feb 14, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device for creep test, system for tensile and compressive creep test and test me2025
Wear-leveling method for cross-point memory for multiple data temperature zones2023
Transaction-based hybrid memory2022
Cross-laminated timber decorative panel and connecting device thereof2022
Systems and methods for utilizing DDR4-DRAM chips in hybrid DDR5-DIMMs and for c2020
Transaction-based hybrid memory2020
Hybrid LPDDR4-DRAM with cached NVM and flash-NAND in multi-chip packages for mob2019
RDMA-SSD dual-port unified memory and network controller2019
Transaction identification synchronization2018
All-flash-array primary storage and caching appliances implementing triple-level2018
Display device2018
Hybrid LPDDR4-DRAM with cached NVM and flash-nand in multi-chip packages for mob2018