Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › All-flash-array primary storage and caching appliances implementing triple-level cell (TLC)-NAND semiconductor microchips

All-flash-array primary storage and caching appliances implementing triple-level cell (TLC)-NAND semiconductor microchips

US Patent 10042565 · Granted Aug 7, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wear-leveling method for cross-point memory for multiple data temperature zones2023
Transaction-based hybrid memory2022
Systems and methods for utilizing DDR4-DRAM chips in hybrid DDR5-DIMMs and for c2020
Transaction-based hybrid memory2020
Hybrid LPDDR4-DRAM with cached NVM and flash-NAND in multi-chip packages for mob2019
RDMA-SSD dual-port unified memory and network controller2019
Transaction identification synchronization2018
Hybrid LPDDR4-DRAM with cached NVM and flash-nand in multi-chip packages for mob2018
DDR4-SSD dual-port DIMM device2018
Dual-port DDR4-DIMMs of SDRAM and NVRAM for SSD-blades and multi-CPU servers2017
Systems and methods of vector-DMA cache-XOR for MPCC erasure coding2017
Data error control2011