Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses and operation methods associated with resistive memory cell arrays with separate select lines

Apparatuses and operation methods associated with resistive memory cell arrays with separate select lines

US Patent 9548335 · Granted Jan 17, 2017

Estimated economic value: $50,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-voltage bushing and high-voltage power transmission system2025
Elevationally-extending transistors, devices comprising elevationally-extending 2025
Arrays of memory cells and methods of forming an array of vertically stacked tie2024
Hybrid memory device using different types of capacitors2023
Semiconductor devices comprising transistors having increased threshold voltage 2023
Array of capacitors, an array of memory cells, a method of forming an array of c2023
Memory cells2023
Asymmetric junctions of high voltage transistor in NAND flash memory2023
Transistors, memory cells and semiconductor constructions2023
Cross-point memory compensation2023
Cross-point memory compensation2023
Memory cell imprint avoidance2022