Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for discovering unknown problematic patterns in chip design layout for semiconductor manufacturing

System and method for discovering unknown problematic patterns in chip design layout for semiconductor manufacturing

US Patent 9547745 · Granted Jan 17, 2017

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and mechanisms for preventing fluctuation in machine-learning model perf2025
Methods and mechanisms for generating virtual knobs for model performance tuning2025
Method and system for mixed mode wafer inspection2022
Methodology of incorporating wafer physical measurement with digital simulation 2021
Methodology of incorporating wafer physical measurement with digital simulation 2021
Auto defect screening using adaptive machine learning in semiconductor device ma2020
Auto defect screening using adaptive machine learning in semiconductor device ma2020
Auto defect screening using adaptive machine learning in semiconductor device ma2019
Auto defect screening using adaptive machine learning in semiconductor device ma2019
Method and system for mixed mode wafer inspection2019
Detection of defects embedded in noise for inspection in semiconductor manufactu2018
System and method for identifying systematic defects in wafer inspection using h2015