Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for fabricating wafer by calculating process correction parameters

Method and apparatus for fabricating wafer by calculating process correction parameters

US Patent 9543223 · Granted Jan 10, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for simulation of lithography overlay2022
Process control method for lithographically processed semiconductor devices2020
Method and apparatus for fabricating wafer by calculating process correction par2020
Method for processing of a further layer on a semiconductor wafer2020
Method and apparatus for simulation of lithography overlay2019
Method and apparatus of evaluating a semiconductor manufacturing process2019
Method and apparatus for fabricating wafer by calculating process correction par2019
Method of manufacturing semiconductor devices by using sampling plans2019
Method for assessing the usability of an exposed and developed semiconductor waf2018
Alignment calculation2013
Systems and methods of alternative overlay calculation2010