Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › N/P boundary effect reduction for metal gate transistors

N/P boundary effect reduction for metal gate transistors

US Patent 9536867 · Granted Jan 3, 2017

Estimated economic value: $3,021,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Revising IC layout design to eliminate gaps between isolation structures2025
Integrated circuit structure with gate structures on grids and method for formin2025
Gate isolation features in semiconductor devices and methods of fabricating the 2025
Methods for forming pattern layout, mask, and semiconductor structure2025
Polysilicon design for replacement gate technology2025
Semiconductor devices2025
Fuse structure2025
Method for chip integration2025
Structure and formation method of semiconductor device with epitaxial structures2025
Semiconductor device structure and method for forming the semiconductor device s2025
Semiconductor devices having fins and multiple isolation regions2025
Integrated standard cell structure2025