Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interconnection of a packaged chip to a die in a package utilizing on-package input/output interfaces

Interconnection of a packaged chip to a die in a package utilizing on-package input/output interfaces

US Patent 9536863 · Granted Jan 3, 2017

Estimated economic value: $8,191,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Control circuit and control method of bistable permanent magnet mechanism2025
Link initialization training and bring up for die-to-die interconnect2025
Extending multichip package link off package2025
Skew detection and compensation for high speed I/O links2025
Clock-gating in die-to-die (D2D) interconnects2025
Compliance and debug testing of a die-to-die interconnect2025
Die-to-die interconnect2025
Fast self-refresh exit power state2025
Sideband interface for die-to-die interconnects2025
PHY-based retry techniques for die-to-die interfaces2025
Apparatus, method, and system for performing error correction based on laser pow2025
Near field wireless communication system for mother to package and package to pa2025