Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-serial interface stacked-die memory architecture

Multi-serial interface stacked-die memory architecture

US Patent 9524254 · Granted Dec 20, 2016

Estimated economic value: $21,663,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Information broadcast techniques for stacked memory architectures2025
Memory die fault detection using a calibration pin2025
Memory devices and methods for managing error regions2024
Flexible memory system with a controller and a stack of memory2023
Flexible memory system with a controller and a stack of memory2022
Memory devices and methods for managing error regions2021
Flexible memory system with a controller and a stack of memory2021
Apparatuses and methods for memory testing and repair2020
Flexible memory system with a controller and a stack of memory2020
Apparatuses and methods having memory tier structure and recursively searching b2019
Stacked memory devices, systems, and methods2019
Memory devices and methods for managing error regions2019