Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction loop buffer with tiered power savings

Instruction loop buffer with tiered power savings

US Patent 9524011 · Granted Dec 20, 2016

Estimated economic value: $70,858,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Prediction confirmation for cache subsystem2025
Biased conditional instruction prediction2025
Instruction fetch using a sequential prediction circuit2025
Systems and methods for optimizing authentication branch instructions2025
Using a next fetch predictor circuit with short branches and return fetch groups2025
Using a next fetch predictor circuit with short branches and return fetch groups2025
Indirect branch predictor storing encrypted branch information fields2025
Next fetch prediction using history2025
Program counter zero-cycle loads2025
Trace cache with filter for internal control transfer inclusion2025
Multi-degree branch predictor2025
Atomic operation predictor to predict whether an atomic operation will complete 2025