Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › L2 cache retention mode

L2 cache retention mode

US Patent 9513693 · Granted Dec 6, 2016

Estimated economic value: $67,044,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable cache coherency protocol2025
Request ordering in a cache2025
Validating operator safety requirements2024
Scalable cache coherency protocol2024
Emulating packet flows to assess network links for SD-WAN2024
Dynamic surface profile change in device for better gripping2024
Variable hit latency cache2024
Scalable cache coherency protocol2024
Coprocessor context priority2023
Request ordering in a cache2023
Dynamic audio quality enhancement2023
Emulating packet flows to assess network links for SD-WAN2023