Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming split-gate memory cell array along with low and high voltage logic devices

Method of forming split-gate memory cell array along with low and high voltage logic devices

US Patent 9496369 · Granted Nov 15, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive bias decoder for non-volatile memory system2025
Adaptive bias decoder for non-volatile memory system2025
Method of forming a device with planar split gate non-volatile memory cells, pla2025
Organic electroluminescent compound and organic electroluminescent device compri2025
Output array neuron conversion and calibration for analog neural memory in deep 2025
Neural network classifier using array of three-gate non-volatile memory cells2025
Signal sensing device2025
Memory device of non-volatile memory cells2025
Deep learning neural network classifier using non-volatile memory array2025
Neural network classifier using array of three-gate non-volatile memory cells2025
Neural network classifier using array of three-gate non-volatile memory cells2025
Testing of analog neural memory cells in an artificial neural network2025