{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Dual isolation on SSOI wafer", "item": "https://www.patentleaderboard.com/patent/9496281"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual isolation on SSOI wafer

Dual isolation on SSOI wafer

US Patent 9496281 · Granted Nov 15, 2016

Estimated economic value: $2,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-VT solution for replacement metal gate bonded stacked FET2025
Cerium-tin-based composite oxide catalyst for catalyzing purification of nitroge2025
Method and structure of forming independent contact for staggered CFET2025
Semiconductor device with power via2025
Stacked FETS including devices with thick gate oxide2025
Wearable device for monitoring bodily fluids2025
Full wrap around backside contact2025
High density stacked vertical transistor static random access memory structure2025
FinFET devices2025
Bulk nanosheet with dielectric isolation2025
Bulk nanosheet with dielectric isolation2025
Staggered read recovery for improved read window budget in a three dimensional (2025