Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic die and other components embedded in build-up layers

Logic die and other components embedded in build-up layers

US Patent 9496211 · Granted Nov 15, 2016

Estimated economic value: $10,003,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chiplet first architecture for die tiling applications2025
Embedded die on interposer packages2025
Localized high density substrate routing2024
Localized high density substrate routing2024
Offset interposers for large-bottom packages and large-die package-on-package st2024
Glass core package substrates2024
Chiplet first architecture for die tiling applications2024
Localized high density substrate routing2024
Localized high density substrate routing2024
Offset interposers for large-bottom packages and large-die package-on-package st2024
Chiplet first architecture for die tiling applications2024
Embedded die on interposer packages2023